




CYPRESS




$\overline{PAF} \rightarrow$  ~~rise and fall~~   
 Logic changes state only at rising edges of   
 enabled write clock


Fig. 1



CYPRESS



28  
FIG. 2A




30  
PAE Blocking Logic

OR PAF Blocking Logic




# PAF




100 F163  
rtr — retransmit recovery signal



CYPRESS




PB.4A



PB.4B

PA F

# New block diagram



320

P.B.S

(rugen)

(VAF)

Revised full design


Architecture (Almost) Full

program  
already exist  
state machine

Active low

03/16/2001

Cypress Confidential




$P_2 \& D_3$  can be in different program.

$$\tau_2 > \tau_1$$

40

Fig. 6

Fig 7A



test clock  
test mode  
select  
test data  
input




Fig 7B

### Benefits

- use existing jtag standard input pins
- just implement with an additional jtag instruction to program the delay line.